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A Unique Fault-Tolerant Design for Flying
Capacitor Multilevel Inverter
Xiaomin Kou, Member, IEEE, Keith A. Corzine, Member, IEEE, and Yakov L. Familiant, Student Member, IEEE
Abstract—This paper presents a unique design for flying capac-
itor type multilevel inverters with fault-tolerant features. When a
single-switch fault per phase occurs, the new design can still pro-
vide the same number of converting levels by shorting the fault
power semiconductors and reconfiguring the gate controls. The
most attractive point of the proposed design is that it can under-
take the single-switch fault per phase without sacrificing power
converting quality. Future more, if multiple faults occur in dif-
ferent phases and each phase have only one fault switch, the pro-
posed design can still conditionally provide consistent voltage con-
verting levels. This paper will also discuss the capacitor balancing
approach under fault-conditions, which is an essential part of con-
trolling flying capacitor type multilevel inverters. Suggested fault
diagnosing methods are also discussed in this paper. Computer
simulation and lab results validate the proposed controls.
Index Terms—Flying capacitor, multilevel inverters, single-
switch fault.
I. INTRODUCTION
THE HEART of many modern dc/ac inverter designsinclude multilevel concept, which improves the power
quality by inserting a number of small voltage steps in the
line-to-ground voltages. Lower losses and improved electro-
magnetic current (EMC) are additional benefits of multilevel
converters [1]–[7]. The main disadvantage of multilevel con-
verters is that they require more power semiconductors. Most
studies on multilevel inverters are focused on the topology and
control aspects, with some focus on fault-tolerance [8]–[13].
Fault-tolerance is an important area considering reduction of
downtime in industrial processes and survivability of Naval
ship propulsion systems. [14]–[18] discuss the fault issue of
common two-level converters from different aspects. When
typical two-level inverters are applied to a safety-critical
system, duplex or even triplex redundant models can be
used to handle the fault situation. However, this can be an
impractical solution for most multilevel inverters due to
cost and size concerns. Nevertheless, redundancy, which can
be viewed from several different aspects, is still the crux
in designing fault-tolerant systems. Even though providing
duplex or triplex redundant multilevel converter models is
not an ideal solution, another type of redundancy, topology
configuration redundancy, highlights a direction for designing
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the multilevel inverter system with fault-tolerant features. A
multilevel inverter system has this type of redundancy available
if its topology has several different switching configurations
for generating the same numbers of line-to-ground voltage
levels. The diode-clamped multilevel inverter (DCMI) [1], [2]
and the flying capacitor multilevel inverter (FCMI) [3], [4]
are two of the most popular multilevel inverter topologies.
[8]–[12] discuss the fault-tolerant features of the DCMI and
FCMI, which present fault-tolerant solutions by sacrificing
some of the converting levels when a fault occurs. This paper
will present a unique solution for the four-level fault-tolerant
multilevel inverter which can keep consistent converting levels
even under single-switch fault per phase conditions. Compared
to DCMI, FCMI topology has more switching state redundancy
per voltage converting level and the large number of redundant
voltage levels allows extra opportunities for capacitor voltage
balancing [7]. Therefore, the FCMI topology is adopted in this
fault-tolerant design.
II. THREE-CELL Four-LEVEL FCMI TOPOLOGY REVIEW
AND ITS TOPOLOGY REDUNDANCY
Fig. 1(a) shows a three-cell four-level FCMI connected to a
three-phase electrical machine. The line-to-ground voltage of
the th phase can be expressed as
(1)
where represents the phase , , or , and represents
the phase switching states selected by the gating signals. The
line-to-neutral voltages are given by [19]
(2)
The conventional -cell FCMI topology [2], where each cell
includes one dc source and one pair of complementary switches,
sets dc voltages to
(3)
This voltage setting yields line-to-ground voltage
levels. Specifically, the three-cell FCMI as shown in Fig. 1
sets dc voltage ratio as , which yields
four line-to-ground voltage levels. Recent research shows that
different line-to-ground levels may be obtained by varying the
dc link voltage ratio settings. A new full binary combination
scheme (FBCS) is reported in [4], which covers the maximum
0885-8993/04$20.00 © 2004 IEEE
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Fig. 1. Three-cell four-level flying capacitor topology.
switching state combinations thus generating more converting
levels.
FBCS 1 sets dc voltages to
(4)
FBCS2 sets dc voltages to
(5)
Both FBCS 1 and FBCS 2 result in levels of .
According to FBCS, a two-cell FCMI as shown in Fig. 2 can
generate four line-to-ground voltage converting levels either
by setting the voltage ratio to (FBCS 1) or
2 : 3 (FBCS 2). Table I shows the switching states and the
related line-to-ground voltage converting levels. Note that the
three-cell four-level FCMI topology as shown in Fig. 1(b)
actually includes the two-cell four-level FBCS topologies.
Suppose that the capacitors are balanced, when one takes the
dc branch out from the three-cell topology and forces
and open or closed together, it will be identical to the
topology shown in Fig. 2 with . Similarly, if one
takes the dc branch out from the three-cell topology and
force and open or closed synchronously, it will be iden-
tical to the topology shown in Fig. 2 with . The
two-cell FBCS configurations can be treated as the topology
configuration redundancies of the conventional three-cell
FCMI. This new discovery has a very special meaning to the
fault-tolerant design of the three-cell four-level multilevel in-
verter. When single switch fault happens, if one can reconfigure
the switching connections and gate controls so as to acquire
an equivalent two-cell FBCS topology as well as the effective
Fig. 2. Two-cell four-level floating voltage source inverter topology.
TABLE I
TWO-CELL FOUR-LEVEL FBCS INVERTER
capacitor balancing approach, then the inverter can always
provide four line-to-ground voltage levels. This paper will
present such a fault-tolerant inverter design which may provide
four consistent line-to-ground converting levels even under
single-switch-per-phase fault situation. For clarity, Section III
will focus on the discussion of the circuitry reconfiguration
under fault conditions with the assumption that the dc capacitor
voltages have no balancing problem. Section IV will release the
assumption for discussing the dc capacitor voltage balancing
approach and related controls. Computer simulation studies and
lab validation are included in Sections V and VI, respectively.
III. FAULT ANALYSIS FOR THE THREE-CELL
FOUR-LEVEL FCMI
A. Single Switch Faults
The three-cell FCMI topology, as shown in Fig. 1, includes
three pairs of complementary power semiconductors in each
phase. No matter which semiconductor is faulted, it is always
possible to reconfigure the inverter topology to make it work
as a two-cell FBCS inverter, which can still guarantee four
line-to-ground converting levels. For instance, when a fault
is detected, one may bypass the fault semiconductor and
force to be closed, and at the same time separate the
branch from the main circuitry. Then equivalently, branch,
branch, , , , and form a two-cell four-level
FBCS inverter phase leg. This inverter will work under the
configuration of two healthy three-cell FCMI phase legs and
one equivalent two-cell FBCS phase leg, which can still provide
four voltage-converting levels. Table II lists the related actions
taken under the different fault cases. Fig. 3 shows all the
possible circuitry configurations for the six single-switch-fault
cases per phase.
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Fig. 3. Three-cell flying capacitor multilevel inverter circuitry reconfiguration under single switch fault conditions.
TABLE II
ACTIONS FOR SINGLE SWITCH FAULTS
B. Multiple Switch Faults
If more than one switch is faulted in the same phase, it may
be impossible to reconfigure the circuitry to work as a two-cell
FBCS inverter. Therefore, the method discussed in part of
this Section is no longer effective. However, if the faults are dis-
tributed in the three different phases and the maximum number
of faulty switches per phase is one, then it is still possible to
have the inverter provide four line-to-ground converting levels
by configuring the related fault phases to the FBCS structure.
For example, if and are faulted, one can reconfigure
phase as FBCS 1, phase as FBCS 2, and keep phase as a
normal three-cell phase leg.
Fig. 4. Suggested power switch modules for fault handling.
IV. FOUR-LEVEL FCMI FAULT TOLERANCE DESIGNS
A. Fault Type and Fault Switch Handling
IGBTs have been widely used in power converter system
due to the relatively high rated voltages and switching frequen-
cies. Most commercial IGBT modules are also integrated with
a shunt diode for undertaking the free-wheeling current. The
fault type of the IGBTs can either be an open circuit fault or a
short circuit fault. When a fault happens, it is suggested that the
fault device is bypassed by adding additional SCRs in parallel
to the power semiconductors. Fig. 4 shows the proposed struc-
tures. Once a fault is detected, the related SCRs can be gated on
to short the fault semiconductor so that it will not be involved
in the FBCS configurations. When the structure in Fig. 4(b) is
adopted for handling both the IGBT and diode fault cases, the
total number of semiconductors will be the same as the utiliza-
tion of a redundant converter for fault tolerance purposes. How-
ever, It is not necessary for the SCRs to be high frequency de-
vices, therefore the cost, can be lower than using two redundant
converters. In this paper, only the IGBT faults are considered
and the structure as in Fig. 4(a) is adopted.
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Fig. 5. Three-cell four-level flying capacitor fault-tolerant design with
capacitor balancing feature (vx1:vx2:vdc = 1:2:3).
Fig. 6. Control diagram for the three-cell four-level fault-tolerant inverter.
B. General Structure of the Fault-Tolerant Design
The main circuitry of the proposed fault-tolerant inverter de-
sign is shown in Fig. 5, which can keep consistent line-to-ground
voltage converting levels even when a single-switch-fault per
phase occurs. In each phase, two more switches, and
are added to the dc branch, which will be used to disconnect the
related dc branch when a fault occurs. Since these two switches
are not operated as frequently as the other power semiconduc-
tors, they can be treated as fault-free devices in this fault-tol-
erant design. As discussed in Section III, this design can either
work under normal three-cell four-level FCMI operation mode
or the single-switch-fault per phase operation mode by properly
configuring the semiconductors. Fig. 6 gives the general con-
trol diagram for the proposed design. It can be seen that both
three-phase joint redundant states selector (Joint RSS) and per
phase redundant states selector ( -phase RSS) are utilized in the
Fig. 7. Four-level sine-triangle modulation technique.
fault-tolerant control for maintaining balanced capacitor volt-
ages. Detailed discussions about the RSS controls can be found
in the consecutive part of this section.
C. Modulation Techniques
The goal of the modulation technique is to control the gating
signals so that power semiconductors switch on/off as desired.
The gating signals are directly related to the switching states
(or levels) . A voltage-source duty-cycle modulation method,
which is adopted in this design, has been presented in [5]. This
method is discrete in nature and is suitable for digital signal pro-
cessor (DSP) implementation. Alternatively, the multilevel sine-
triangle modulation method [6] may also be used to generate
the switching states . Fig. 7 demonstrates the sine-triangle
modulation process. Since the proposed design features pro-
viding four converting levels under both fault-free and single-
switch-fault per phase modes, four switching states need to be
guaranteed.
D. Fault Free Operation and the Per-Phase Redundancy
As can be seen from Fig. 4, no additional circuitry is added
to balance the dc link capacitors; therefore, the capacitor bal-
ancing approach is the linchpin of this fault-tolerant design. One
of the most important advantages of FCMI topology is that large
numbers of redundant switching states are available for gen-
erating the same line-to-line or line-to-ground voltage levels.
Those redundancies can always be considered as the remedy for
capacitor balancing under fault or fault-free situations. Under
fault free operation, switches and are closed and
all the SCRs in parallel with the IGBTs are in off states. This
device will work as a conventional three-cell four-level FCMI.
Although one may utilize the large number of three-phase joint
redundant switching states to balance the capacitors, it needs to
be pointed out that the unsuitable selection of the joint switching
states may limit the choice of modulation index, and also in-
crease the control complexity. Therefore, one need give pri-
ority to the balance of the capacitor voltages by using the per-
phase line-to-ground voltage redundancies, if possible. Table III
shows the relationship between the per-phase switching states
and the line-to-ground voltages. Therein it can be seen that
and 3 have no redundancies available, however, these two
states do not have the capacitor voltages involved, so there are
no balancing concerns. When or 2, the capacitor volt-
ages are involved so it is possible that a capacitor will be charged
KOU et al.: UNIQUE FAULT-TOLERANT DESIGN 983
TABLE III
THREE-CELL FOUR-LEVEL FCMI INVERTER REDUNDANCIES
TABLE IV
THREE-CELL FOUR-LEVEL FCMI PER-PHASE REDUNDANCY
SELECTIONS BY FLAG CONDITIONS
or discharged under certain conditions. Because there are three
redundant switching states available for generating the same
line-to-ground levels, they can be used to balance the capaci-
tors. In a practical implementation, sensors measure the phase
currents and capacitor voltages. An analog-to-digital conversion
is performed to determine the current direction flags and ca-
pacitor imbalance [4]. Let denote the current direction flag,
and denote the capacitor imbalance flags of phase
. Specifically, these flags are defined by
(6)




The per-phase redundancy selection table can be found from
Table IV. In Fig. 6, the joint redundancy states selector (Joint
RSS) can simply bypass the original switching states generated
by the modulation block and send them to the per-phase RSS,
when the “Fault Mode” signal indicates fault-free operation.
E. Three-Phase Joint Switching State Redundancy
When single switch fault is detected, the SCR in parallel with
the fault switch is gated on and its complementary switch will
be gated on all the time. Meanwhile, switches or
in the fault phase will be opened to separate the related dc
link capacitor branch so that the fault phase can be reconfig-
ured to work as an FBCS phase leg as described in Section III.
For the faulted phase, each switching state refers to a unique
level as shown in Table I, and no redundant switching com-
binations are available in terms of per-phase switching states.
Therefore, if capacitors are used to form the dc link voltages,
there is no direct approach to balance the capacitor voltages
on a per-phase basis as in the fault-free operation, and one has
no choice but to use the redundancies of the three-phase joint
switching states. Transforming the - - and -phase stator volt-
ages to the - and -axis stationary reference frame results in
the stator voltage vectors plot achievable from the switching
states of the multilevel inverters. Fig. 8 shows the space vector
plot of the four-level FCMI in terms of the three-phase joint
switching states. Therein, each vector is listed as , , .
From Fig. 8, one may clearly see the distribution of three-phase
joint switching state redundancy. In general, a redundant state
may be found for a given switching state by incrementing or
decrementing the states for all three phases since this results in
changing the zero-sequence line-to-ground voltage, which does
not affect the load voltages. The boundary states are the joint
states with the highest switching level or the lowest switching
level in some phases. In Fig. 8, for instance, the redundancies of
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the switching state (1,2,1) can be found by adding 1 to or sub-
tracting 1 from each states so as to achieve (0,1,0), (2,3,2), all
of which refer to the same space vector. It is helpful to define




where the MAX function returns the maximum switching state
among the three-phase joint switching states and the
MIN function returns the minimum. The variable represents
the number of converting levels, which equals 4 in this design.
The term, redundant degree, is used to represents the number
of the redundant joint switching states , which refer to
the same voltage space vector. For example, the of the joint
switching states of (100) is 3, which means two other
joint switching states (211), and (322) are available for pro-
viding the same voltage space vector as (100). The single-switch
fault per phase can be classified into three cases.
1) Only one phase includes a fault switch.
2) Two phases each includes a fault switch.
3) All three phases each includes a fault switch.
For case 1, suppose is faulted. The faulty phase will be
reconfigured as a FBCS1 inverter including only the branch.
A term goodness degree can then be used to evaluate the
capacitor voltage-balancing situation of the faulty phase. As
can be seen from Fig. 3, when or 3, the dc capacitor
voltage will not be involved in providing the line-to-ground
voltage, therefore there is no capacitor charging or discharging
concerns and . When , the dc voltage will
be involved. The desired situation is that when is larger
than , the current is positive
so as to discharge the capacitor, and when is lower than
, the current is negative so as
to charge the capacitor. The goodness degree will be
set for the most desired case. If the capacitor is involved but it
is not the desired case, . Similarly, one can set the
goodness degree for . Let denote the switching state
of the faulty phase, Table V summaries the goodness degree set-
tings for the faulty phase . For capacitor balancing purposes,
the final selection of the joint redundant switching states ends
up with the determination of the joint switching state that has
the highest goodness degree. It should be pointed out that al-
though the three-phase joint switching state redundancies have
to be used to balance capacitor voltage of the faulty phase, two
healthy phase legs do exist and it is still possible to utilize the
per phase redundancy to balance the healthy phases. Therefore,
when the single switch fault occurs, the capacitor balancing ap-
proach can be divided into two stages, Joint switching state re-
dundancy selection stage and per-phase switching state redun-
dancy selection stage as shown in Fig. 6. The Joint RSS will first
find a joint redundant state that has the highest goodness degree
for the faulty phase, then send it into the per phase RSS for fur-
ther processing. For the fault phase , the per-phase RSS will
be inactive and the switching state acquired from the joint RSS
will be used since there is no per phase redundancy available
TABLE V
SUMMARY OF THE GOODNESS DEGREE FOR THE FAULTY PHASE
for FBCS configurations. For the healthy phases, the per-phase
RSS will balance the capacitor voltages.
For case 2 where two phases have faulty switches, the joint
redundancy selection process is similar to that of case 1 except
that the switching states will be determined by the summarized
goodness degree of the two faulty phases and only one healthy
phase is processed by the per phase RSS.
For case 3, all phases include single-switch-fault per phase;
therefore the selection of the joint switching states will be based
on the total goodness degree
(12)
and all of the three per phase RSS will be bypassed. It also needs
to be pointed out that the choice of the modulation index is lim-
ited by the load characteristics and available switching redun-
dancies. Choosing a modulation index value beyond the limit
might deteriorate the balance of the capacitor voltages. Gen-
erally, highly inductive load may undertake higher modulation
index, and the more the number of fault switches is, the lower
the modulation index can be.
F. Fault Diagnosis
Many commercial gate drives have over-current or over-
voltage protection capabilities, which could be used to identify
a faulty switch. When an over-current or over-voltage presents,
the gate drives will stop all control signal channels to protect
the IGBTs. If the inverter device is shut down by the gate drives,
testing signals can be assigned to control signal channels and by
measuring the currents and voltage drops cross the IGBTs, it is
possible to recognize the faulted switches. The fault diagnosis
technique for a three-cell four-level FCMI introduced in [10]
can be a useful reference to interested readers. The diversity of
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Fig. 9. Simulation waveform for the three-cell four-level inverter under
fault-free mode (per-phase capacitor balancing).
Fig. 10. Simulation waveforms for the three-cell four-level inverter under
single-switch-fault mode (ignoring fault diagnosis time).
multilevel inverter structures leaves the fault diagnosis issue an
open area for further studies.
V. COMPUTER SIMULATION
A computer simulation model with a three-phase load
has been created to verify the proposed design. The input dc
voltage is 375 V and the ac main frequency is 60 Hz. Fig. 9
shows -phase waveforms of the fault-free operation of the
three-cell four-level FCMI, which has four line-to-ground
voltages. The per-phase capacitor balancing method works
effectively. The modulation index is set to 1.13 for the fault-free
study. Fig. 10 shows the single-phase-fault performance. It can
be seen that the inverter can still provide four line-to-ground
Fig. 11. Simulation waveforms for the three-cell four-level inverter under
multiple-switch-fault mode.
voltage levels when a fault occurs and the capacitor
voltages are also balanced by using the joint RSS and per-phase
RSS. The modulation index used in the study of Fig. 10 was
set to 1.0 and this was found to be the maximum in order to
maintain capacitor balance. Fig. 11 shows inverter performance
of the double-switch-fault and triple-switch-fault cases. The
modulation index for the fault-free case is set to 1.0, and it
is lowered down to 0.7 when double- or triple-switch-fault
occurs, so as to keep the capacitor voltages balanced around
their desired values. Figs. 9–11 verify that the proposed design
can provide four consistent line-to-ground levels even when the
single-switch-fault per phase occurs. The two-stage capacitor
balancing method, the per-phase RSS and the goodness degree
based three-phase joint RSS successfully synthesize the dc link
capacitor voltages.
VI. LABORATORY VALIDATION
To verify the proposed fault-tolerant inverter design for
single-switch fault, a laboratory three-cell four-level FCMI
prototype has been established to drive a 3.7-KW induction
motor load, where the dc input voltage is 330 V and the ac main
frequency is set to 60 Hz. The inverter modulation was accom-
plished using a CPLD with a PWM pattern pre-programmed,
which has a switching frequency of 10 kHz and a modulation
index of 1.0.
In study 1, the inverter is switched from the fault-free
mode to the single-switch-fault mode immediately after
is shorted. Fig. 12 shows the related waveforms. As can be
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Fig. 12. Laboratory measurements for study 1.
Fig. 13. Filtered measurements from study 1.
seen, four line-to-ground voltage-converting levels are gener-
ated under both fault-free and single-switch-fault situations.
Although the line-to-ground voltage shape looks different, the
joint RSS takes effect when is faulted and the line-to-line
voltages show consistent performance for both fault-free and
single-switch-fault cases. Fig. 13 shows the filtered version
of the line-to-ground voltages and line-to-line voltage. It can
be seen that in fault free mode, the line-to-ground voltage
shows the shape of the third harmonic injection. When the
fault happens, the three-phase joint redundancy selector
takes effect, which leads to a clear and sinusoidal line-to-line
voltage waveform under both fault and fault-free mode. The
low-frequency harmonics in the current waveform in Fig. 12
are due to the induction motor nonlinearity. It can be seen that
the experimental results match the simulation results shown in
Fig. 10.
In study 2, 0.25 resistor was connected in parallel with .
This resulted in fault operation without resetting the gate drive
circuitry. Fig. 14 shows the operation. The fault is obviously cre-
ating current harmonics and offset until the joint RSS is enabled.
Fig. 14. Laboratory measurements for study 2.
VII. CONCLUSION
This paper has presented novel fault-tolerant design
for multilevel inverters. Instead of sacrificing some of the
line-to-ground voltage converting levels, the proposed design
can guarantee consistent line-to-ground converting levels
when a single-switch-fault per phase occurs. This fault-tol-
erant design tightly relates to the discussion of the following
conceptions:
1) the reconfiguration of the original inverter circuitry by uti-
lizing its full switching combination topology configura-
tion redundancy;
2) the per-phase switching state redundancy selection rules;
3) the goodness degree based three-phase joint switching
state redundancy selection rules.
Computer simulation and experimental results have been pre-
sented to verify the proposed design.
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